

0944331.034433




Fig 1

664020 T 9544260




Fig 2 Prior Art




Fig 3 Prior Art




FIG. 4




FIG. 4a




Fig. 5

BLOCK DIAGRAM : TDM OF ASYNCHRONOUS DATA STREAMS




Fig. 5A

BLOCK DIAGRAM : TDM OF ASYNCHRONOUS DATA STREAMS




Fig 6




Fig 7

Case 1 : 2 Synchronous Channels with Same Clock Rate But Clock Skews




Fig 8







Fig. 12

